Characterizing High-Speed Serial Transceivers for a Multi-processor Parallel Architecture
Journal
Advances in Intelligent Systems and Computing
Date Issued
2021
Author(s)
Vallejo-Mancero B.
Topon-Visarrea L.
Type
Conference Paper
Abstract
Emulation of large scale neural networks is a growing research field that tries to understand how the brain works. Different approaches based on hardware and software have been developed for this purpose. However, in this paper, we focus on dedicated parallel hardware implemented with FPGA. In this context, brain connectivity is one of the biggest challenges to overcome for neuromorphic circuits. To establish an efficient communication link in multi-FPGA architectures, high-speed serial transceivers GTX are an excellent alternative. Through hardware tests with Kintex 7 and Zynq ZC706 platforms, we compare eye pattern, and BER results, in order to obtain the optimal line rate to establish communication between both boards. The maximum transmission speed achieved without signal degradation was 5 Gpbs. © 2021, The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG.
Subjects