English
Español
Log In
Email address
Password
Log in
Have you forgotten your password?
Communities & Collections
Research Outputs
Projects
Researchers
Statistics
Investigación Indoamérica
English
Español
Log In
Email address
Password
Log in
Have you forgotten your password?
Home
CRIS
Publications
Real-Time Monitoring Tool for SNN Hardware Architecture
Export
Statistics
Options
Real-Time Monitoring Tool for SNN Hardware Architecture
Journal
Communications in Computer and Information Science
Date Issued
2023
Author(s)
Zapata M.
Centro de investigación en Mecatrónica y Sistemas Interactivos
Vargas V.
Cagua A.
Alvarez D.
Vallejo B.
Madrenas J.
Type
Conference Paper
DOI
10.1007/978-3-031-31183-3_24
URL
https://cris.indoamerica.edu.ec/handle/123456789/8396
Abstract
Spiking Neural Networks (SNN) are characterized by their brain-inspired biological computing paradigm. Large-scale hardware platforms are reported, where computational cost, connectivity, number of neurons and synapses, speed, configurability, and monitoring restriction, are some of the main concerns. Analog approaches are limited by their low flexibility and the amount of time and resources spent on prototype development design and implementation. On the other hand, the digital SNN platform based on System on Chip (SoC) offers the advantage of the Field-programmable Gate Array (FPGA) technology, along with a powerful Advanced RISC Machine (ARM) processor in the same chip, that can be used for peripheral control and high-bandwidth direct memory access. This paper presents a monitoring tool developed in Python that receives spike data from a large-scale SNN architecture called Hardware Emulator of Evolvable Neural System for Spiking Neural Network (HEENS) in order to on-line display in a dynamic raster plot in real-time. It is also possible to create a plain text file (.txt) with the entire spike activity with the aim to be analyzed offline. Overall, the monitoring tool and the HEENS functionalities working together show great potential for an end-user to bring up a neural application and monitor its evolution introducing a low delay, since a FIFO is used to temporarily store the incoming spikes to give the processor time to transmit data to the PC through Ethernet bus, without affecting the neural network execution. © 2023, The Author(s), under exclusive license to Springer Nature Switzerland AG.
Subjects
FlexSim; industry; La...
Views
2
Acquisition Date
Apr 8, 2025
View Details
google-scholar
View Details
Downloads
View Details